CLAIMS

- 1. (Currently Amended) A <u>computer-implemented</u> method of <u>verifying a data block using</u> ealeulating a checksum for [[a]] <u>the</u> data block <u>calculated</u> by reduction, the method comprising the steps of:
 - (a) receiving the data block;

5

10

15

20

25

- (a) (b) partitioning the data block into N segments of a data matrix, N being an integer greater than one;
- (b) (c) comparing N to a number of segments processed by each of at least two reduction stages, the at least two reduction stages arranged in a tree structure;
- (e) (d) If N is less than or equal to the number of segments processed by a highest level reduction stage, then:
- (1) processing the data matrix with a lowest level reduction stage that is configured to process the entire data matrix to generate a new data matrix, and
 - (2) repeating step (e)1 (d)(1) for each subsequent new data matrix until two data segments remain;
- otherwise, if N is greater than the number of segments processed by the highest-level reduction stage, then:
 - (3) dividing the data matrix into one or more portions;
 - (4) processing one matrix portion with the highest-level reduction stage that is configured to process the matrix portion to generate a new data matrix,
 - (5) repeating steps (e)(1) (d)(1) and (e)(2) (d)(2) for each subsequent new data matrix of the one matrix portion until two data segments corresponding to the one matrix portion remain,
 - (6) appending another portion of the data matrix to the two data segments corresponding to the one matrix portion, and
 - (7) repeating step (e) (d) until no matrix portions remain; and
 - (d) (e) combining the remaining two data segments to provide a checksum result; and
 - (f) verifying the integrity of the received data block based on the checksum result.

- 2. (Currently Amended) The invention as recited in claim 1, further comprising the step of inverting the checksum result to provide the checksum of the data block.
- 3. (Currently Amended) The invention as recited in claim 1, further comprising the step of incrementing the checksum result if the combination of the remaining two data segments overflows.
 - 4. (Currently Amended) The invention as recited in claim 1, wherein: step (e)(3) (d)(3) comprises the step of:

5

10

15

20

25

(i) dividing the data matrix into one or more portions such that the number of segments of each portion correspond to a number of segments processed by one or more of the reduction stages; and step (e)(4) (d)(4) processes each matrix portion concurrently, and further comprises the step of:

(i) appending one or more new data matrices together to form a subsequent data matrix.

- 5. (Currently Amended) The invention as recited in claim 1, wherein step (e)(4) (d)(4) comprises the steps of:
- i) processing one matrix portion with the highest level reduction stage that is configured to process the matrix portion to generate the new data matrix;
 - ii) repeating step (e)(4)(i) (d)(4)(i) until two matrix segments remain;
- iii) appending one or more segments of an other matrix portion to the two remaining matrix segments;
 - iv) repeating steps $\frac{(e)(4)(i) \cdot (e4)(iv)}{(d)(4)(i) \cdot (d)(4)(iv)}$ until the two data segments remain.
- 6. (Currently Amended) The invention as recited in claim 1, wherein, for step (a) (b), each segment is an L-bit data word.
- 7. (Original) The invention as recited in claim 1, wherein the data block is either a subpacket or a packet.
- 8. (Original) The invention as recited in claim 1, wherein the method is embodied as processing steps in a processor of an integrated circuit.
- 9. (Currently Amended) Apparatus for <u>verifying a data block using ealeulating</u> a checksum for [[a]] <u>the</u> data block <u>calculated</u> by reduction, the apparatus comprising:
 - a processor adapted to coordinate processing of one or more reduction stages;
 - at least two reduction stages arranged in a tree structure, each reduction stage configured to

Serial No. 10/697,717 -3- D'Arcy 16-2-7-8-1 (992.1108)

process a matrix in accordance with the reduction; and

5

10

15

20

25

a combiner adapted to combine two remaining data segments to provide a <u>checksum</u> result, and wherein:

the apparatus is configured to (i) receive the data block and (ii) verify the received data block based on the checksum result provided by the combiner;

the processor is configured to compare i) N segments of a data matrix representing the data block to ii) a number of segments processed by each of the at least two reduction stages, N being an integer greater than one, and wherein the processor is configured to coordinate a test of:

If N is less than or equal to the number of segments processed by a highest level reduction stage, then:

- (1) a lowest level reduction stage that is configured to process the entire data matrix processes the data matrix to generate a new data matrix, and
 - (2) each subsequent new data matrix is processed by one or more corresponding reduction stages until the two data segments remain;

otherwise, if N is greater than the number of segments processed by the highest-level reduction stage, then:

- (3) the processor divides the data matrix into one or more portions;
- (4) the highest-level reduction stage that is configured to process one matrix portion processes the one matrix portion to generate a new data matrix,
- (5) the processor enables repetition of (3) and (4) for each subsequent new data matrix of the one matrix portion until two data segments corresponding to the one matrix portion remain,
- (6) the processor appends another portion of the data matrix to the two data segments corresponding to the one matrix portion, and
 - (7) repeating the test is repeated until no matrix portions remain.
- 10. (Currently Amended) The invention as recited in claim 9, further comprising an inverter configured to invert the <u>checksum</u> result to provide the checksum of the data block.
- 11. (Currently Amended) The invention as recited in claim 9, further comprising logic configured to increment the <u>checksum</u> result if the combination, by the combiner, of the remaining two data segments overflows.

Serial No. 10/697,717 -4- D'Arcy 16-2-7-8-1 (992.1108)

- 12. (Original) The invention as recited in claim 9, wherein each segment is an L-bit data word.
- 13. (Original) The invention as recited in claim 9, wherein the data block is either a subpacket or a packet.
- 14. (Original) The invention as recited in claim 9, wherein the apparatus is embodied in a circuit.
- 15. (Original) The invention as recited in claim 9, wherein the circuit is embodied in an integrated circuit.
- 16. (Currently Amended) A computer-readable medium having stored thereon a plurality of instructions, the plurality of instructions including instructions which, when executed by a processor, cause the processor to implement a method for <u>verifying a data block using ealeulating</u> a checksum for [[a]] the data block <u>calculated</u> by reduction, the method comprising the steps of:

(a) receiving the data block;

5

- $\frac{(a)}{(b)}$ partitioning the data block into N segments of a data matrix, N being an integer greater than one;
- (b) (c) comparing N to a number of segments processed by each of at least two reduction stages, the at least two reduction stages arranged in a tree structure;
- (e) (d) If N is less than or equal to the number of segments processed by a highest level reduction stage, then:
- (1) processing the data matrix with a lowest level reduction stage that is configured to process the entire data matrix to generate a new data matrix, and
 - (2) repeating step (e)1 (d)(1) for each subsequent new data matrix until two data segments remain;

otherwise, if N is greater than the number of segments processed by the highest-level reduction stage, then:

- (3) dividing the data matrix into one or more portions;
- (4) processing one matrix portion with the highest-level reduction stage that is configured to process the matrix portion to generate a new data matrix,
 - (5) repeating steps (e)(1) (d)(1) and (e)(2) (d)(2) for each subsequent new data matrix of

Serial No. 10/697,717 -5- D'Arcy 16-2-7-8-1 (992.1108)

the one matrix portion until two data segments corresponding to the one matrix portion remain,

- (6) appending another portion of the data matrix to the two data segments corresponding to the one matrix portion, and
 - (7) repeating step (e) (d) until no matrix portions remain; and
- (d) (e) combining the remaining two data segments to provide a checksum result; and
- (f) verifying the integrity of the received data block based on the checksum result.